In this work, the effect of triple-well shielding in mixed-signal CMOS integrated circuits is studied. A test chip is presented that contains structures intended for investigation on substrate noise coupling. This paper shows experimental results, giving a rationale for them and providing design guidelines.
Introduction
source, open-drain configuration. They collect noise through both the body effect and interconnect parasitics.
In order to achieve better frequency response and reduce non-ideal effects introduced by a complex board layout, we decided to embrace a one-measurement-oneboard philosophy. Different boards were then developed, each one consisting of four blocks ( Fig. 2): 1. the chip being measured; 2.
3.
some biasing circuitry plus power supplies; the input 50-Q transmission line; 4. the oitput matched transmission line. In mixed-signal systems, noise from digital logic can severely limit performance of the analog section, which interfaces the digital processing core with the extemal world [I] . Coupling from switching digital nodes and power supplies to analog devices through the common substrate produces a variation in the threshold voltage of MOS transistors biased in the active region, thus changing its drain current. This effect must be carefully evaluated at early design stages, to allow the designer to select a robust architecture for the analog blocks. 
Test chip and experimental set-up
To investigate the effects of triple-well shielding on substrate noise in mixed-signal integrated circuits, we designed a test chip in 0.35-pm CMOS technology. The chip (Fig. 1 ) contains digital blocks, aiming at noise generation, and analog blocks intended for noise collection. Both the analog and the digital structures have been integrated twice: shielded by the triple well (blocks A and B), and unshielded (blocks C and D) . This allows several combinations of shielding to be tested and compared.
In this paper, we consider a noise-generating block made up of a I-pF capacitor whose bottom plate is tied to the substrate. This capacitor allows noise pulses to he injected into the substrate by feeding, for instance, a clock signal to its top plate, thereby emulating noise injection from a real digital circuit. The analog blocks are simple transistors (namely, an NMOS and a PMOS device both in block A and in block B) in common- The input signal flows through a 5042 transmission line and is reflected back by the mismatched load (i.e., the noise-injecting capacitor plus the respective pin and bonding parasitics). In no way can the load he matched over a wide band (i.e., from dc to a few GHz). Therefore, the reflection coefficient r should he kept into account somehow.
+-
As to the output, the signal path was proven to be adequately matched in the frequency range of interest (i.e., from a few MHz to a few GHz): in fact, each transmission line sees a 50-0 load at its end. The 100-0 resistance, along with the bias voltage applied to the gate of the noise-collecting transistor, sets the bias point and, 0-7803-8 108-4/03/$17.0002003 IEEE.
hence, the gain of the MOS device. A 6-dB loss (constant with frequency) exists due to the resistive divider consisting of the 50-R series resistance and the 5 0 4 matching load introduced by the equipment connected to the board (oscilloscope or network analyzer).
Measurements
Fig. 3 plots the measured peak-to-peak values of the collected noise versus input clock rise time. As expected, the peak-to-peak value decreases when the transition time of the clock is increased. Fig. 4 plots the RMS noise values versus input clock rise time. This plot was calculated from the measured frequency responses, rather than directly measured.
Although Fig. 3 represents peak-to-peak values and Fig. 4 plots RMS data, only a scaling factor between them is expected, as long as the output noise pulses do not change their shape. The agreement between the two figures is good, which confirms that frequency measurements are accurate. show' frequency domain measurements. The boards do not introduce a significant amount of frequency distortion below 2 GHz. Therefore, these plots can be considered reliable enough up to that frequency. It is apparent that; in the case of an NMOS collecting device, triple-well shielding (for both the injecting and the collecting structure) is effective below 400 MHz, but is harmful for higher frequencies. 
Discussion and guidelines
We will now analyze some simple models, to explain the above plots and derive a few design guidelines.
Noise coupling is a very complex phenomenon that requires distributed models in order to be fully described. However, in order to provide a clear rationale for what happens due to substrate noise coupling in integrated circuits, a few simplifications are of great help.
First of all, we must keep in mind that, with the technology considered, the p+ substrate can be modeled as a single node. As the substrate biasing area is spread all across the chip, we can consider a resistance (RpoJ to be present between the substrate and ground. Fig. 7 represents the case of the unshielded noise injector. The lower plate of capacitor C is coupled to the substrate through a p+ substrate contact within a pwell. Beneath the pwell, which has a negligible resistance, the epitaxial layer (which has a resistance RepJ connects the substrate contact area to the p+ substrate itself.
Similarly, on the collecting side, noise has to flow through another region of epitaxial layer (see, for example, Fig. 10 , which will be commented later). Since RPDl can be considered much lower then R,,, injection and collection can be modeled separately. In other words, the Thivenin equivalent generator for the noise injector has an output impedance lower than RPoI in modulus, while the equivalent input impedance of the collecting structure is at least Rep,. This means that, to a first approximation, the two parts can be considered as decoupled, and the two models can be kept separated. While the unshielded case is very straightforward, the shielded case is a little more complex. The two capacitances Cl and C, model the two pn junctions at the top and the bottom, respectively, of the n+ buried layer. RnwII represents the path from the n+ buried layer to the power supply. R'ep, represents the resistance of the epitaxial layer, which in this case is slightly lower than in the unshielded case because the epi layer is thinner when an n+ buried layer is present. In the shielded case, we have two cascaded CR networks, plus the final resistive divider composed of R LP, and Rpo,. Again, since R.,o is much lower than RPPr, the two CR networks can be considered as decoupled.
For the unshielded case we may write the transfer function from the noise injecting node to the bulk (p+ substrate) as:
. , . . For the shielded case, remembering the CR network decoupling hypothesis, we have:
where C'= 3 is lower than C. Fig. 9 sketches the two frequency responses, based on the assumptions:
c+c,
Nothing can be said in principle about the exact location of the remaining pole, as C, cannot be predicted without information about areas and doping values.
In any case, since the curve for the shielded case is a second-order one, there will always exist a frequency value below which the response to the shielded injection has a magnitude lower than the response to the unshielded injection. The exact location where the two responses intersect depends on the specific technological parameters and must be evaluated on a case-by-case basis.
/ Fig. 9. injection.
A first guideline that derives from the above considerations is that shielding the digital structures is a good approach in order to reduce the amount of injected noise (indeed, the resistive divider RpJ(Rq,+RpJ provides a lower attenuation for the unshielded case). Of course, this ceases to be true for high frequencies.
Therefore, depending on the particular range of frequencies at which the noise is injected, it may or may not prove convenient to shield the digital structures. If the intersection point between the frequency responses of Fig. 9 occurs at a high enough frequency, then the digital blocks should he shielded. Othenvise, shielding will be of little help, if any. In our test chip, Fig. 5 seems to suggest that the frequency at which the curves of Fig. 9 become flat is around 300 MHz.
We will now focus OUT attention on noise collection. Fig. 10 to 13 show simple models for the four cases of Frequency responses for the two cases of noise collection studied with the test chip under consideration: NMOS, NMOS3W, PMOS and PMOS3W ( " 3 W means "shielded through triple well isolation").
Thanks to the simplifications made above, to a first approximation, noise collection can be seen as decoupled from injection because R, >> Rml. Therefore, for the purpose of studying noise collection, we can assume that the bulk node of the integrated circuit acts as an ideal voltage generator. In other words, we can simply assume that a given amount of noise is present in the substrate and propagates towards the surface through the epitaxial layer (Repi). It is then quite easy to develop some intuitive considerations regarding the amount of shielding provided by each of the configurations considered.
If we compare the NMOS3W to the NMOS case, we immediately notice the two series capacitances associated to the top and the bottom junction of the n+ buried layer. These will attenuate noise at low frequencies. At medium frequencies, the presence of the two additional resistances R. , , ll and Rpuell reduces the amount of noise collected with respect to the NMOS case. At very high frequencies, however, the fact that R'epi is lower than Rqi can have an adverse effect on shielding. Anyway, we can conclude that the NMOS3W case is much better than the NMOS case provided the frequency is not too high. The exact frequency values where the poles are located depend on technological parameters and, therefore, will vary with the specific application. The situation is completely different in the case of a PMOS collecting device. Comparing the PMOS case with the PMOS3W one, we immediately notice three differences: 1. R.,,,resistance in the shielded case can be lower; 2. R p i (PMOS3W) is lower than Repi PMOS); 3. C, is much higher in the shielded case, due to the high doping of the n+ buried layer. Point 1 has the effect of reducing the amount of collected noise, while points 2 and 3 have the opposite effect. Therefore, it is not clear whether the PMOS case is worse or better than the PMOS3W case. On the contrary, evidence seems to suggest that the shielded case is worse. In fact, looking at Fig. 6 , the magnitude of the response for the PMOS3W case is higher than that of the simple PMOS case over a fairly large range of frequencies. We can conclude that triple-well shielding is generally harmful for PMOS transistors. 
Conclusion
In this work, some results on substrate noise coupling in triple-well CMOS ICs are reported, along with an interpretation of the measurements. It is shown that triple-well shielding is effective on NMOS devices, provided the frequency range of interest is not too large.
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